Photolink- Fiber Optic Receiver
PLR135/T8

Features
- High PD sensitivity optimized for red light
- Data : NRZ signal
- Low power consumption for extended battery life
- Built-in threshold control for improved noise Margin
- The product itself will remain within RoHS compliant version.
- Receiver sensitivity: up to –27dBm (Min. for 16Mbps)
- The product itself will remain within RoHS compliant version.
- Compliance with EU REACH
- Compliance Halogen Free(Br<900ppm,Cl<900ppm,Br+Cl<1500ppm)

Description
The optical receiver is packaged with custom optic data link interface, integrated on a proprietary CMOS PDIC process. The unit functions by converting optical signals into electric ones. The unit is operated at 2.4 ~ 5.5 V and the signal output interface is TTL compatible with high performance at low power consumption.

Applications
- Digital Optical Data-Link
- Dolby AC-3 Digital Audio Interface
**Absolute Maximum Ratings (Ta=25°C)**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Rating</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>Vcc</td>
<td>-0.5 ~ +5.5</td>
<td>V</td>
</tr>
<tr>
<td>Output Voltage</td>
<td>Vout</td>
<td>Vcc +0.3</td>
<td>V</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>Tstg</td>
<td>-40 to 85</td>
<td>°C</td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>Topr</td>
<td>-20 to 70</td>
<td>°C</td>
</tr>
<tr>
<td>Soldering Temperature</td>
<td>Tsol</td>
<td>260*</td>
<td>°C</td>
</tr>
<tr>
<td>Human Body Model ESD</td>
<td>HBM</td>
<td>2000</td>
<td>V</td>
</tr>
<tr>
<td>Machine Model ESD</td>
<td>MM</td>
<td>100</td>
<td>V</td>
</tr>
</tbody>
</table>

**Notes:** Soldering time ≤ 10 seconds.

**Recommended Operating Conditions**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Conditions</th>
<th>MIN.</th>
<th>TYP.</th>
<th>MAX.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>Vcc</td>
<td>-</td>
<td>2.4</td>
<td>3.0</td>
<td>5.50</td>
<td>V</td>
</tr>
</tbody>
</table>

**Electro-Optical Characteristics (Ta=25°C, Vcc=3V, CL= 5pf)**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Conditions</th>
<th>MIN.</th>
<th>TYP.</th>
<th>MAX.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peak sensitivity wavelength</td>
<td>(\lambda_p)</td>
<td>-</td>
<td>-</td>
<td>650</td>
<td>-</td>
<td>nm</td>
</tr>
<tr>
<td>Transmission Distance</td>
<td>d</td>
<td>*1</td>
<td>0.2</td>
<td>--</td>
<td>5</td>
<td>m</td>
</tr>
<tr>
<td>Maximum receiver power</td>
<td>Pc,max</td>
<td>Refer to Fig.1</td>
<td>-</td>
<td>-</td>
<td>-14</td>
<td>dBm</td>
</tr>
<tr>
<td>Minimum receiver power</td>
<td>Pc,min</td>
<td>Refer to Fig.1</td>
<td>-27</td>
<td>-</td>
<td>-</td>
<td>dBm</td>
</tr>
<tr>
<td>Dissipation current</td>
<td>Icc</td>
<td>Refer to Fig.2</td>
<td>-</td>
<td>4</td>
<td>12</td>
<td>mA</td>
</tr>
<tr>
<td>High level output voltage</td>
<td>VOH</td>
<td>Refer to Fig.3</td>
<td>2.1</td>
<td>2.5</td>
<td>-</td>
<td>V</td>
</tr>
<tr>
<td>Low level output voltage</td>
<td>VOL</td>
<td>Refer to Fig.3</td>
<td>-</td>
<td>0.2</td>
<td>0.4</td>
<td>V</td>
</tr>
<tr>
<td>Rise time</td>
<td>tr</td>
<td>Refer to Fig.3</td>
<td>-</td>
<td>10</td>
<td>20</td>
<td>ns</td>
</tr>
<tr>
<td>Fall time</td>
<td>tf</td>
<td>Refer to Fig.3</td>
<td>-</td>
<td>10</td>
<td>20</td>
<td>ns</td>
</tr>
<tr>
<td>Propagation delay Low to High</td>
<td>tPLH</td>
<td>Refer to Fig.3</td>
<td>-</td>
<td>-</td>
<td>120</td>
<td>ns</td>
</tr>
<tr>
<td>Propagation delay High to Low</td>
<td>tPHL</td>
<td>Refer to Fig.3</td>
<td>-</td>
<td>-</td>
<td>120</td>
<td>ns</td>
</tr>
<tr>
<td>Pulse Width Distortion</td>
<td>(\Delta tw)</td>
<td>Refer to Fig.3</td>
<td>-25</td>
<td>-</td>
<td>+25</td>
<td>ns</td>
</tr>
<tr>
<td>Jitter</td>
<td>(\Delta tj)</td>
<td>Refer to Fig.3, Pc=14dBm</td>
<td>-</td>
<td>1</td>
<td>15</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to Fig.3, Pc=27dBm</td>
<td>-</td>
<td>5</td>
<td>20</td>
<td>ns</td>
</tr>
<tr>
<td>Transfer rate</td>
<td>T</td>
<td>NRZ signal</td>
<td>0.1</td>
<td>-</td>
<td>16</td>
<td>Mb/s</td>
</tr>
</tbody>
</table>
**Measuring Method**

*Fig.1 Measuring Method of Maximum and Minimum Input Power that Receiver Unit Need*

![Diagram of Measuring Method of Maximum and Minimum Input Power]

*Fig.2 Measuring Method of Dissipation Current*

![Diagram of Measuring Method of Dissipation Current]
*Fig.3 Measuring Method of Output Voltage, Pulse and Jitter

Application Circuit

(1) General application circuit for Vcc=3V

(2) General application circuit for Vcc=5V

Note: For having good coupling, the C1,C2 capacitor must be placed within 7mm
**Typical Electro-Optical Characteristics Curves**

*Fig.4*  Power supply voltage vs. Minimum receiver power

*Fig.5*  Transfer rate vs. Minimum receiver power

**Note:** Before using the PLR135 device, please confirm the minimum sensitivity at different operating voltage and transmission rate.
Package Dimension

Notes: 1. All dimensions are in millimeters.
2. General Tolerance: ±0.3mm

PCB Layout for Electrical Circuit

Notes: 1. Unit:mm
2. PCB tolerance: 1.6mm
Label Explanation

- CPN: Customer’s Product Number
- P/N: Product Number
- QTY: Packing Quantity
- CAT: Luminous Intensity Rank
- HUE: Dom. Wavelength Rank
- REF: Forward Voltage Rank
- LOT No: Lot Number
- X: Month
- Reference: Identify Label Number

Packing Quantity Specification

1. 60 pcs/tube
2. 36 tubes/box
3. 4 boxes/carton
DISCLAIMER

1. Above specification may be changed without notice. EVERLIGHT will reserve authority on material change for above specification and reserve the right(s) on the adjustment of product material mix for the specification.

2. The product meets EVERLIGHT published specification for a period of twelve (12) months from date of shipment.

3. The graphs shown in this datasheet are representing typical data only and do not show guaranteed values.

4. When using this product, please observe the absolute maximum ratings and the instructions for using outlined in these specification sheets. EVERLIGHT assumes no responsibility for any damage resulting from the use of the product which does not comply with the absolute maximum ratings and the instructions included in these specification sheets.

5. These specification sheets include materials protected under copyright of EVERLIGHT. Reproduction in any form is prohibited without obtaining EVERLIGHT’s prior consent.

6. This product is not intended to be used for military, aircraft, automotive, medical, life sustaining or life saving applications or any other application which can result in human injury or death. Please contact authorized Everlight sales agent for special application request.

7. Statements regarding the suitability of products for certain types of applications are based on Everlight’s knowledge of typical requirements that are often placed on Everlight products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer’s responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer’s technical experts. Product specifications do not expand or otherwise modify Everlight’s terms and conditions of purchase, including but not limited to the warranty expressed therein.
Application Notes: PLR135 Series PCB layout for motherboard integration

To achieve better jitter and low input optical power performances, several PCB layout guidelines must be followed. These guidelines ensure the most reliable PLR135 POF performance for the motherboard integration. Failed to implement these PCB guidelines may affect the PLR135 jitter and low input power performances.

1. Careful decoupling of the power supplies is very important. Place a 0.1uf surface mount (size 805 or smaller) capacitor as close as (less than 2cm) to the POF Vdd and Gnd leads. The 0.1uf act as a low impedance path to ground for any stray high frequency transient noises.

2. To reduce the digital noises form the digital IC on the motherboard, the planar capacitance formed by an isolated Vcc and Gnd planes is critical. The POF device must be mounted directly on these two planes to reduce the lead parasitic inductance.

3. The isolated Vdd and Gnd planes must be connected to the main Vcc and Gnd (digital) planes at a single point using ferrite beads. The beads are used to block the high frequency noises from the digital planes while still allowing the DC connections between the planes.